AMENDMENTS TO THE SPECIFICATION

Please replace the paragraph on Page 1, beginning at line 3 with the following:

This application is related to U.S. Patent Application Serial No. 09/753,05% entitled "SBLF-CORRECTING MULTIPHASE CLOCK RECOVERY", filed concurrently with this application, which is hereby incorporated.

Please replace the paragraph on Page 10, beginning at line 20 with the following:

With reference now to the figures, and in particular with reference to Figure 2, there is depicted a timing diagram for the 5 Gb/s NRZ data stream implementation of the invention. Five clock phases are available from a multiphase VCO operating at one GHz. An appropriate multiphase VCO is disclosed in copending U.S. Patent Application Serial No. 09/726,282 filed on November 30, 2000, and entitled "A HIGH-FREQUENCY LOW-VOLTAGE MULTIPHASE VOLTAGE-CONTROLLED OSCILLATOR," now U.S. Patent No. 6,559,729, which is hereby incorporated. The clock phases are separated equally and duty cycle is 50% for each phase. Input data has timing jitter on all edges which has a distribution around the mean time values T₁, T₂, ..., T_n.

Please replace the heading on Page 21, before the claims with the following: What is claimed is: